Array Design of High-Density Emerging Memories Making Clamped Bit-Line Sense Amplifier Compatible with Dummy Cell Average Read Scheme
0
Citation
10
Reference
10
Related Paper
Abstract:
Reference current used in sense amplifiers is a crucial factor in a single-end read manner for emerging memories. Dummy cell average read scheme uses multiple pairs of dummy cells inside the array to generate an accurate reference current for data sensing. The previous research adopts current mirror sense amplifier (CMSA) which is compatible with the dummy cell average read scheme. However, clamped bit-line sense amplifier (CBLSA) has higher sensing speed and lower power consumption compared with CMSA. Therefore, applying CBLSA to dummy cell average read scheme is expected to enhance the performance. This paper reveals that direct combination of CBLSA and dummy cell average read scheme leads to sense margin degradation. In order to solve this problem, a new array design is proposed to make CBLSA compatible with dummy cell average read scheme. Current mirror structure is employed to prevent CBLSA from being short-circuited directly. The simulation result shows that the minimum sensible tunnel magnetoresistance ratio (TMRR) can be extended from 14.3% down to 1%. The access speed of the proposed sensing scheme is less than 2 ns when TMRR is 70% or larger, which is about twice higher than the previous research. And this circuit design just consumes half of the energy in one read cycle compared with the previous research. In the proposed array architecture, all the dummy cells can be always short-circuited in totally isolated area by low-resistance metal wiring instead of using controlling transistors. This structure is able to contribute to increasing the dummy cell averaging effect. Besides, the array-level simulation validates that the array design is accessible to every data cell. This design is generally applicable to any kinds of resistance-variable emerging memories including STT-MRAM.Keywords:
Sense amplifier
Array data structure
Current mirror
A circuit design technique for suppressing asymmetrical characteristics in a high-density DRAM sense amplifier is discussed, and the effect of drain current imbalances between transistor pairs and the sensitivity of the sense amplifier are studied experimentally. A sense amplifier composed of parallel transistor pairs which have a reversed source and drain arrangement on a wafer is capable of suppressing the asymmetry effects to less than 15 mV in a range of submicrometer gate lengths and of reducing the layout area by about 43% compared with the conventional sense amplifier.< >
Sense amplifier
Dram
Current sense amplifier
Direct-coupled amplifier
Cite
Citations (17)
Sense amplifier
Sense of control
Cite
Citations (0)
This paper describes a sense scheme for use on high-density one-device cell field effect transistor random access memories (FET RAMs). The high-sensitivity threshold-independent cross-coupled charge-transfer sense amplifier and latch is used. The IBM 64K-bit one-device dynamic memory cell FET RAM chip design is used as the vehicle for the discussion. Adaptations made on the sense amplifier and latch for use with the sense scheme are discussed. Also described are 1) dummy cell design, 2) subthreshold leakage considerations, 3) single-ended input/output (I/O) circuitry sensing and ramifications, 4) multiple cycle signal degradations, and 5) a maximum supply voltage (V H ) buffer circuit sense scheme improvement.
Sense amplifier
Subthreshold conduction
Cite
Citations (8)
The sense amplifier is one of the most important components of semiconductor memories used to sense stored date.This plays an important role to reduce the overall sensing delay and voltage.Earlier voltage mode sense amplifiers are used to sense the date it sense the voltage difference at bit and bitb lines but as the memory size increase the bit line and date line capacitances increases.As a result large time is required by capacitance to discharge so sensing delay and power dissipation increase.Used that sense the current directly from bit and bitb lines and reduce the sensing delay.This technique is used in current mode sense amplifiers.This thesis work explores the design and analysis of current mode sense amplifier using Tanner tool (14.0) version.The simulation is carried out at 1.5V / 0.13um technology using tanner (14.0 Version) tool.The results are verified with the existing results at 1.8V / 0.18um CMOS technology.
Sense amplifier
Current sense amplifier
Mode (computer interface)
Cite
Citations (9)
Sense amplifiers provide amplification to the very small voltage change in the memory datapath in near-zero access time. The sub-micron technology demands high performance sensing at extreme noise margins. In this paper, a state of the art latch-type storage element is proposed to provide a strong positive feedback for the small change in the differential sense input. A well synchronized 4T controlling circuit has been used to speed up the latch operation by dissipating minimal sense energy. The 13T ultra speed latch-type sense amplifier has been designed using predictive 45-nm CMOS technology and simulated in SPECTRE. The results show that the proposed design dissipates 0.152 fJ with extremely low sense time of 58.6 ps at 0.6 V. The design can function up to a supply voltage scaling of 0.4 V with an average sensing delay variation of just 29%.
Sense amplifier
Datapath
Access time
Cite
Citations (6)
Sense amplifier
Cite
Citations (0)
A balanced charge-transfer sense amplifier for one-device cell memory arrays is presented. Charge-transfer techniques are used to preamplify the sense signal and to isolate the large bit/sense (B/S) line capacitance from the nodes of a dynamic latch. The high sensitivity of the sense-refresh amplifier is demonstrated in an experimental memory array with a B/S line to ell storage node capacitance ratio of 40 and a sense signal of about 61 mV. Performance limitations are also discussed.
Sense amplifier
SIGNAL (programming language)
Cite
Citations (69)
A memory sense-amplifier self-calibrates during sense-line precharge to reduce the required signal development and minimize data capture timing uncertainty caused by random device variation. When compared to conventional single-ended sensing, this method reduces sense time by 70% and decreases sense-power by 40%. The self-referenced sensing scheme (SRSS) is used to implement the search operation in content-addressable memory (CAM) testchip. Fabricated in 1V 65nm CMOS, this scheme achieves a 0.6ns search time on a 70bit sense-line while consuming only 0.99 fJ/bit/search. Measured search access time on a five bank 64times240bit ternary CAM including selective precharge is 2.2ns. Measured power consumption at 450MHz is 10mW. Hardware shows robust search operation over a voltage range of 0.6V to 1.7V
Sense amplifier
Content-addressable storage
SIGNAL (programming language)
Cite
Citations (29)
Sense amplifiers are extensively used in memory. Sense amplifiers are one of the most vital circuits in the periphery of CMOS memories. We know that memory is the heart of all digital systems. Today all worlds are demanding high speed and low power dissipation as well as small area. We know that speed and power dissipation of memory is overall depends upon the sense amplifier we used and their performance strongly affects both memory access time, and overall memory power dissipation. So it is important to design a good sense amplifier which performs well in both speed and power dissipation. In this dissertation, an implementation of a most efficient sense amplifier is done by comparing the best known sense amplifier in today. The dissertation focuses on design, simulation and performance analysis of sense amplifiers. In this thesis, current latch sense amplifier and body bias controlled current latch sense amplifier are designed and results compared. The result shows that the body bias controlled current latch sense amplifier is performing best. The result also shows a novel sense amplifier which consumes small power at same time its speed is faster than other sense amplifiers.
Sense amplifier
Current sense amplifier
Direct-coupled amplifier
Current-feedback operational amplifier
Linear amplifier
Cite
Citations (2)