Performance Analysis of Reversible Logic-Based Full Adder Using BSIM4 Model

In the current scenario, low power circuits can be designed using the concept of reversible logic. Here in this paper, reversible logic-based digital circuit like full adder is presented. The full adder circuit is implemented by using CMOS BSIM4 model. Design of reversible logic-based full adder circuit is efficient by considering various factors like the number of gates required, quantum cost, number of garbage outputs, and constant inputs. The reversible logic-based design is implemented and simulated with the help of tanner EDA tool having a version of tanner 13.0 tools. It has some performance parameter which is compulsorily considered for the completion of reversible logic circuit. System ideas of reversible logic circuits are cryptography, digital signal processing, computer graphics, and network congestion.