Selective activation of error reduction based on the number of errors of the bit value

A device comprising: a plurality of state elements; an error counter for counting the number of bit in the plurality of state elements; and an activation logic to increase error mitigation if the number of bit exceeds a threshold.