Sign extension bit minimisation algorithm for designing VLSI inner-product-processor cells for DSP applications

A new sign extension bit minimisation algorithm is presented to design efficient inner-product-processor cells with reduced area and computation time. Design examples are presented for the sake of illustration.