Old Web
English
Sign In
Acemap
>
Paper
>
Implementation of NoC on FPGA with Area and Power Optimization
Implementation of NoC on FPGA with Area and Power Optimization
2019
Momil Ijaz
Huma Urooj
Muhammad Athar Javed Sethi
Keywords:
Power optimization
Embedded system
Field-programmable gate array
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]