Old Web
English
Sign In
Acemap
>
Paper
>
A defect tolerant systolic array implementation for real time image processing
A defect tolerant systolic array implementation for real time image processing
1991
V. Hecht
K. Ronner
Peter Pirsch
Keywords:
Chip
Image processing
Systolic array
Electronic engineering
Adaptive filter
Biology
Correction
Cite
Save
Machine Reading By IdeaReader
2
References
0
Citations
NaN
KQI
[]