'Where and when' integrated particle detector

An integrated circuit is described which uses a 32-phase clock to record the arrival time of incident particles. The chip architecture is such that data can be acquired continuously with a temporal resolution of 1 ns and with a peak input frequency approaching 500 MHz. The device incorporates cache memory and write only if data (WOID) techniques to maximise the throughput of the chip.