Towards a centralized controller for silicon photonic MZI-based interconnects

2015 
An FPGA-based centralized controller for a low-port 4×4 SiP multi-stage MZI-based switch is experimentally investigated with 10 Gb/s payload data. Packet contention resolutions and scheduling latencies are studied.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    4
    References
    6
    Citations
    NaN
    KQI
    []