Old Web
English
Sign In
Acemap
>
Paper
>
The contiguity processor:a SIMD architecture for a 2nd level track trigger
The contiguity processor:a SIMD architecture for a 2nd level track trigger
1988
G. Darbo
B. W. Heck
Keywords:
Parallel computing
Computer architecture
SIMD
Architecture
Contiguity
Computer science
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]