A label search chip with cache-based CAM architecture

This paper describes a label search engine for Multiprotocol Label Switching over ATM networks, built upon multiple hierarchically configured CAM cores with embedded dynamic cache sorting logic. The chip has been designed using a 0.18 /spl mu/m CMOS technology running at 200 MHz with total power consumption less than 2 W.