Rtl Modeling with Systemverilog for Simulation and Synthesis: Using Systemverilog for ASIC and FPGA Design