High speed multi-port static RAM silicon compiler

The authors describe the design methodology and features of a high-speed clocked static RAM compiler with a user-specified number of ports. The configurable floorplan and layout of the RAM module are also presented, as well as the design's process independence. A five-port RAM, with three read and two write ports, is used as an example for performance and size results