Old Web
English
Sign In
Acemap
>
Paper
>
FPGA Implementation of Miller Line Encoding to Prevent Stuff Bits in CAN for Jitterless Communication
FPGA Implementation of Miller Line Encoding to Prevent Stuff Bits in CAN for Jitterless Communication
2016
Ronnie Opone Serfa Juan
Min-Woo Jeong
Hi-Seok Kim
Keywords:
Line (text file)
Encoding (memory)
Field-programmable gate array
Computer hardware
Computer science
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]