Reliability Evaluation of a Task under a Hardware Fault-Tolerant Technique

In this work, we discuss an efficient fault-tolerant technique that devised to ensure correct outputs for the tasks despite of faulty processors and communication links. We also estimate a lower bound for the reliability of a task under the above technique.