Design and Analysis of Low-Power PLL for Digital Applications

This paper discusses the challenges and outcomes in designing the low-power PLL for digital applications. PLL being an important block for providing clocking scheme in many electronic circuits raises the requirement of decreasing the power with the growing CMOS technology. The state-of-the-art designs adopted are critically reviewed, and improvements are suggested.