A 27 mW GPS radio in 0.35 /spl mu/m CMOS

2002 
A pure-CMOS 1.575 GHz radio integrates a receiver and a synthesizer for GPS application. The receiver path uses a quadrature single-downconversion architecture with an on-chip image reject LPF. It has 4 dB NF and -17 dBm IIP3 and operates over 2.2 V to 3.6 V supply and -40 to 85/spl deg/C. It consumes 27 mW from 2.2 V supply.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    3
    References
    10
    Citations
    NaN
    KQI
    []