Old Web
English
Sign In
Acemap
>
Paper
>
Improved FPGA-based dead time compensation for SVM inverters
Improved FPGA-based dead time compensation for SVM inverters
2004
Silverio Bolognani
M. Ceschia
Paolo Mattavelli
A. Paccagnella
Mauro Zigliotto
Keywords:
Field-programmable gate array
Dead time
Support vector machine
Electronic engineering
Control engineering
Engineering
dead time compensation
Correction
Source
Cite
Save
Machine Reading By IdeaReader
14
References
15
Citations
NaN
KQI
[]