Old Web
English
Sign In
Acemap
>
Paper
>
Energy-efficient High-level Synthesis Algorithms for Floorplan-driven SoC Architectures
Energy-efficient High-level Synthesis Algorithms for Floorplan-driven SoC Architectures
2014
Shinya Abe
Keywords:
Parallel computing
Computer architecture
Efficient energy use
Floorplan
High-level synthesis
Computer science
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
2
Citations
NaN
KQI
[]