A voltage scaling model for performance evaluation in digital CMOS circuits

We present an easy to use method to extrapolate digital circuit performance and power from nominal to worst-case operating conditions. It allows the circuit designer to explore the design space over a continuous rage of voltages and temperatures and for different process conditions. Voltage scaling is identified as a key challenge for the 22nm technology node.