Old Web
English
Sign In
Acemap
>
Paper
>
Energy-efficient Fe-based FET logic in LUT circuit with transistor reduction technique.
Energy-efficient Fe-based FET logic in LUT circuit with transistor reduction technique.
2022
Zhijie Chen
Yu Zhang
Zhiyuan Gao
Peiyuan Wan
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]