Combining ALU chaining with two-direction address renaming load value prediction

Instruction level parallelism is one of the basic ways of increasing the performance of current processors. ALU chaining (chain technique) and load value prediction have been proposed for improving instruction level parallelism. Specifically, ALU chaining aims to reduce data dependence. However, it cannot do this when the instruction being depended upon is load instruction. Load value prediction is an effective method for reducing load delay, but the current predictor cannot deliver a good performance because that some predictors just predict few load instructions or some predictors ‘prediction accuracy is not good. In this work, we propose a two directional address renaming load value predictor that renames load instruction addresses into a data address and a store instruction address to increase the number of predictable load instructions and improve the prediction accuracy. This method is designed for the current load value predictor. We combine the proposed load value predictor with ALU chaining to im...