Old Web
English
Sign In
Acemap
>
Paper
>
Efficient Logic Verification and Test Validation for MOS LSI Circuits.
Efficient Logic Verification and Test Validation for MOS LSI Circuits.
1981
Kaoru Okazaki
Toshihiko Yahara
Keywords:
Electronic circuit
Computer architecture
Post-silicon validation
Electronic engineering
Computer engineering
High-level verification
Test validity
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]