A 16b 1.62MS/s Calibration-free SAR ADC with 86.6dB SNDR utilizing DAC Mismatch Cancellation Based on Symmetry

2020 
This paper presents a THD improved SAR ADC without any calibration or DEM for DAC mismatch. The proposed SAR ADC has a new method of cancellation of all even order distortions caused by a DAC mismatch. In order to improve THD performance, we focused on symmetric property in the DAC mismatch. This method just needs very simple circuits with a few extra clocks.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    0
    Citations
    NaN
    KQI
    []