Old Web
English
Sign In
Acemap
>
Paper
>
High Level Synthesis based FPGA Implementation Scheme of On-board Image Processing Algorithm
High Level Synthesis based FPGA Implementation Scheme of On-board Image Processing Algorithm
2016
Ishida Takayuki
Kariya Kazuki
Fukuda Seisuke
Kinoshita Tomoo
Kajihara Kunihiro
Keywords:
Computer architecture
Field-programmable gate array
Parallel computing
High-level synthesis
Image processing
Computer science
on board
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]