A thin film transistor device, and a display device using the same

2015 
A conductive wiring layer pattern composed of a rolled out metal to the light emitting region outside the substrate (207), is arranged so as to cover the conductive wiring layer pattern (207), a contact hole (216a) is opened to the outside of the area a passivation layer are (216), the upper surface of the passivation layer (216), which inner peripheral surface of the contact hole (216a), and the conductive wiring layer pattern (207) of the contact hole (216a) in succession on the upper surface provided connection wiring layer pattern (237) and, arranged on the connection wiring layer pattern (237), a contact hole (216a) conductive covering the portion present within the sealing layer pattern of connection wiring layer pattern (237) (217) When sealing layer pattern (217) and partially in contact state with a sealing layer pattern (217) covering a conductive upper conductive sealing layer pattern (219) And a contact prevention layer pattern interposed (218,236) between the outer edge and the upper sealing layer pattern (219) of the sealing layer pattern (217).
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    0
    Citations
    NaN
    KQI
    []