Old Web
English
Sign In
Acemap
>
Paper
>
A 0.35 μm CMOS Technology Optimized for Low-Power Applications
A 0.35 μm CMOS Technology Optimized for Low-Power Applications
1994
Montree
Lifka
Meyssen
Verhulst
Woerlee
Keywords:
Logic gate
Electrical engineering
CMOS
Power (physics)
Computer science
Threshold voltage
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]