Old Web
English
Sign In
Acemap
>
Paper
>
Speed Up co-Simulation for Verification of Embedded Systems
Speed Up co-Simulation for Verification of Embedded Systems
2015
Hiroaki Nakata
Kenta Morishima
Yasuo Sugure
Keywords:
Speedup
Computer architecture
Intelligent verification
High-level verification
Embedded system
Co-simulation
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]