A DRC-based check tool for ESD layout verification

The growing complexity of IC designs makes verification for ESD correctness increasingly difficult. A useful verification tool, based on specific ESD layout rules and extended with layout connectivity, will be presented. The demonstrated approach is extendable with respect to checks and analysis options. Successful usage has been demonstrated on products.