High performance and low power transistors integrated in 65nm bulk CMOS technology
2004
This paper reports a cutting-edge 65nm CMOS technology featuring high performance and low power CMOS devices for both general and low power applications. Utilizing plasma nitrided gate oxide, off-set and slim spacers, advanced co-implants, NiSi and low temperature MOL process, well designed NMOSFET and PMOSFET achieved significant improvement from the previous generation, especially PMOSFET has demonstrated an astonishing 35 % performance enhancement from the previous technology node
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
62
Citations
NaN
KQI