Old Web
English
Sign In
Acemap
>
Paper
>
Study of pattern area reduction with FinFET and SGT for LSI
Study of pattern area reduction with FinFET and SGT for LSI
2013
Takahiro Kodama
Yu Hiroshima
Shigeyoshi Watanabe
Keywords:
% area reduction
Computer science
Electronic engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
13
References
4
Citations
NaN
KQI
[]