A Configurable Implementation of the SHA-256 Hash Function

This paper proposes a hardware solution for the SHA-256 hash function offering a number of configurable architecture-level features. This flexibility allows for exploring various trade-offs between performance, area occupation, and power consumption. As confirmed by the experimental results, the approach succeeds in exposing the effects of different architectural configurations on the resulting implementation.