CMOS driver for 50 Omega load

A new CMOS output driver with an ECL-level interface has been designed. The output stage using a pMOS transistor, is designed for low power dissipation. A data rate in excess of 700 Mbit/s has been achieved in a 1.2 mu m process.