400-picosecond logic LSI

This paper will discuss 29-gate ECL integrated circuits with a 400-ps loaded delay, Proposed current sources for ECL's and a transistor base reduced by unique self-aligning technique contribute to the low-power, high-speed LSI.