language-icon Old Web
English
Sign In
Acemap > Paper > Process Engineering and Trap Distribution for Dielectric/Si Interfacial Layer in High-k Gated MOS Devices

Process Engineering and Trap Distribution for Dielectric/Si Interfacial Layer in High-k Gated MOS Devices

2011 
Keywords:
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    0
    References
    2
    Citations
    NaN
    KQI
    []
    logo
    • CCF Conference Analysis
    • Map Galaxy
    • What's New
    © Copyright 2015-2020 Acemap, Inc. Shanghai Jiao Tong University.