Old Web
English
Sign In
Acemap
>
Paper
>
Design and implementation of a delay-optimized universal programmable routing circuit for FPGAs
Design and implementation of a delay-optimized universal programmable routing circuit for FPGAs
2009
wufang
zhanghuowen
Laijin Mei
wangyuan
Liguang Chen
Lei Duan
Jiarong Tong
Keywords:
Parallel computing
Computer architecture
Field-programmable gate array
Complex programmable logic device
Computer science
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]