A DLL-based frequency multiplier for MBOA-UWB system

A delay-locked loop (DLL)-based frequency multiplier is designed for the ultrawideband (UWB) mode-1 system. This clock generator with 528-MHz input reference frequency can achieve less than 9.5-ns settling time by utilizing wide loop bandwidth and fast-settling architecture. The UWB clock generator has been fabricated in a 0.18-/spl mu/m CMOS process and consumes only 54 mW from a 1.8-V supply while exhibiting a sideband magnitude of -35.3 dB and -94 dBc/Hz phase noise at the frequency offset of 50 kHz.