A 2.6-ns Wave-Pipelined CMOS SRAM with Dual-Sensing-Latch Circuits(Special Issue on the 1994 VLSI Circuits Symposium)