Rail span analysis applied to a gate array

The technique of Rail Span Analysis is applied to a 2 micron, 2 level metal CMOS grate array. The analysis suggests that the array could be made hard to in excess of 1E10 Rads(Si)/s. The substrate and epi layer resistances prove to be a limiting factor at high dose rates.