A Triple-well Architecture for Low-voltage Operation in Submicron CMOS Devices
2010
In this work, we present an investigation of a triple-well process architecture for sub-half- micron CMOS technologies. The characterization presented here includes simulation of the manufacturing process as well as an evaluation of the electrical performance of the triple-well structures, active devices and parasitic elements.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
8
Citations
NaN
KQI