Practical methodology for the extraction of SEED models

A custom test board facilitates TLP characterization of the external pins of an integrated circuit. Models extracted from the data are used to simulate the pin-level response of the IC to an IEC 61000-4-2 discharge. ESD gun zaps are applied to the test board; simulated and measured waveforms are compared.