Design of ultra low power novel 3-bit flash ADC in 45nm CMOS technology
2015
Analog-to-Digital converters are useful components in signal processing and communication system. In digital signal processing low power and low voltage become a considerable component that are challenging for designing high speed devices and converters. The speed enhancement of serial links and the emerging communication technologies has inclined many researchers towards improvement of power and speed specifications. In this paper the implementation of a low power high speed 3-bit Flash Type ADC is being reported using 45 nm CMOS technology. The concept of Threshold Modified Comparator Circuit (TMCC) is introduced as a modification of the conventional comparator. While approaching for ADC we have designed a novel binary encoder and used it for low power design. The novel encoder based ADC consumes a very low power of 245nW.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
14
References
1
Citations
NaN
KQI