Design of full adder using VHDL

In thi paper we are going to design full adder using VHDL. The acronym VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language. This paper includes the design of full adder with behavioral modelling in VHDL, truth table and results are verified with simulation software Xilinx.