Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation
2019
A new architecture for matching the data
protected with an error-correcting code (ECC) is presented in
this brief to reduce latency and complexity. Based on the fact
that the codeword of an ECC is usually represented in a
systematic form consisting of the raw data and the parity
information generated by encoding,the proposed architecture
parallelizes the comparison of the data and that of the parity
information. To further reduce the latency and complexity, in
addition, a new butterfly-formed weight accumulator(BWA)
is proposed for the efficient computation of the Hamming
distance. Grounded on the BWA, the proposed architecture
examines whether the incoming data matches the stored data
if a certain number of erroneous bits are corrected. For a (40,
33) code, the proposed architecture reduces the latency and
the hardware complexity by ∼32% and 9%, respectively,
compared with the most recent implementation. Data
comparison is widely used in computing systems to perform
many operations such as the tag matching in a cache memory
and the virtual-to-physical address translation in a translation
look aside buffer (TLB). Because of such prevalence, it is
important to implement the comparison circuit with low
hardware complexity. Besides, the data comparison usually
resides in the critical path of the components that are devised
to increase the system performance, e.g., caches and TLBs,
whose outputs determine the flow of the succeeding
operations in a pipeline
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI