Design Optimization Study of Reconfigurable Interconnects

Non-volatile nanometer-scale electrostatically actuated mechanical switches implemented using multiple layers of metallic interconnects in a standard CMOS back-end-of-line process provide an energy-efficient approach for dynamically reconfiguring the functionality of an integrated circuit. This work investigates design optimization to minimize the energy-delay product associated with the “write” operation of a reconfigurable interconnect.