Old Web
English
Sign In
Acemap
>
Paper
>
Implementation of Low Power DFT for ASIC SOC
Implementation of Low Power DFT for ASIC SOC
2020
R. Durgagopal
D. N. Rao
Keywords:
Electrical engineering
Power (physics)
Application-specific integrated circuit
Computer science
Clock gating
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]