Circuit arrangement and method for evaluating capacity in matrices

A circuit arrangement for evaluating the capacity of a matrix which comprises in at least one dimension, a plurality of rows (12, 13) with at least one capacitance (C - a test arm (2), each of the to be evaluated capacitances (C - a measuring branch (3), the (C - drive means which switch each of the to be evaluated capacitances (C