A Fully Integrated 36MHz to 230MHz Multiplying DLL with Adaptive Current Tuning

2007 
A multiplying-DLL based frequency synthesizer with a fully-integrated loop capacitor employs an adaptive current adjusting loop to generate a low-jitter clock for LCD panel applications. The measured RMS jitter is 3.5 ps for 229.5-MHz output clock. The frequency synthesizer occupies 0.09 mm 2 active area in a 0.18-mum CMOS technology and consumes 9 mW from a 1.8-V supply.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    5
    References
    3
    Citations
    NaN
    KQI
    []