Old Web
English
Sign In
Acemap
>
Paper
>
Demonstration of Reduction in Vce (sat) of IGBT based on a 3D Scaling Principle
Demonstration of Reduction in Vce (sat) of IGBT based on a 3D Scaling Principle
2017
K. Kakushima
Keywords:
Scaling
Insulated-gate bipolar transistor
Computer science
Electronic engineering
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]