Robust verification of 3D-ICs: Pros, cons and recommendations

A robust verification methodology for 3D-IC design is presented. This approach addresses the challenge of delivering a familiar verification solution with minimal disruption to existing design and verification flows. The proposed method provides a generic framework that allows users to specify their own 3D-IC design stacks for verification with TSVs, flip-chips or wire-bonded dies.