Maximum Tolerable Power Supply Noise for Data-Clock Synchronization

A new approach to analyze the impact of power supply noise on clock jitter and data-clock synchronization is suggested. Resonances of the worst-case clock jitter and timing margin as functions of supply noise have been demonstrated. Maximum power supply noise that does not violate setup timing constraint is examined.